An Analysis on VLSI Interconnection Considering Skin Effect
نویسندگان
چکیده
| In this study, we have developed a two dimensional skin e ect simulator by using the split ber model, that can treat the skin e ect as inductive phenomenon of metal wires. Using this simulator, we have calculated propagation delay as a function of wiring aspect ratio with considering the skin e ect. We estimate propagation delay of both step and slope input and we point out the necessity of considering skin e ect in over GHz operation in digital VLSI design.
منابع مشابه
Transient Analysis Based Delay Model and Effect of Conductance on On-Chip High Speed VLSI RLCG Interconnection
-Transient response of any system depends upon the initial conditions. In this paper a review on the transient response under various conditions is represented. Apart from the transient response this paper strives to represents a review of the effect of conductance on the delay under various technologies applied to interconnect field. Interconnects are the back bone to any high density chip. Al...
متن کاملMathematical Modeling of Bandwidth and Power in High Speed Vlsi Rlc Interconnect with Skin Effect
As the interconnect technology is shrinking into nanometres regime the bandwidth of long interconnects reduces. Hence an accurate modelling of bandwidth is essential for the estimation of performance of VLSI interconnects. With the increase in frequency towards the giga hertz range, the analysis of high frequency effects like skin effect etc. are becoming extensively predominant and important f...
متن کاملAn Explicit Crosstalk Aware Delay Modelling For On-Chip RLC Interconnect for Ramp Input with Skin Effect
With the increase in frequency towards the giga hertz range, the analysis of high frequency effects like skin effect etc. are becoming extensively predominant and important for high speed VLSI design. Skin effect attenuates the high frequency components of a signal more than that of the low frequency components. Noise produced in any interconnect segment may degrade the performance of the entir...
متن کاملDesigning Interconnection Buses in VLSI and WSI for Maximum Yield and Minimum Delay
It has been a common practice in recent publications concerned with fault tolerance in VLSI and WSI to assume that interconnection buses can be designed to be almost defect-free by enlarging the width of the lines and the spacing between lines. Although this assumption may be valid in many cases, the cost-effectiveness of this proposed “robust” bus layout is questionable especially in the case ...
متن کاملThe effect of spot defects on the parametric yield of long interconnection lines
The effect of non-catastrophic (or soft) defects (i.e., neither short nor open) on long interconnection lines e’s analyzed and an estimate is derived for the frequencydependent critical area for such lines. The analysis is based on a transmission-line model of interconnection lines, and the reflections caused by the defect are taken into account. This analysis results in an estimated prediction...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1998